<?xml version="1.0" encoding="UTF-8"?>
<graphml xmlns="http://graphml.graphdrawing.org/xmlns"
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xsi:schemaLocation="http://graphml.graphdrawing.org/xmlns http://graphml.graphdrawing.org/xmlns/1.0/graphml.xsd">
  <key id="nname" for="node" attr.name="name" attr.type="string"/>
  <graph id="G" edgedefault="undirected">
    <node id="FR500"> <data key="nname">FR500</data>
      <node id="Debug support unit"> <data key="nname">Debug support unit</data></node>
      <node id="B unit"> <data key="nname">B unit</data>
        <graph id="B unit G" edgedefault="undirected">
          <node id="SDRAM I/F"> <data key="nname">SDRAM I/F</data></node>
          <node id="Bus interface"> <data key="nname">Bus interface</data></node>
          <node id="System bus I/F"> <data key="nname">System bus I/F</data></node>
        </graph>
      </node>
      <node id="I unit"> <data key="nname">I unit</data>
        <graph id="I unit G" edgedefault="undirected">
          <node id="Inst buffer"> <data key="nname">Inst buffer</data></node>
          <node id="IBack"> <data key="nname">IBack</data></node>
          <node id="Integer1"> <data key="nname">Integer1</data></node>
          <node id="GR"> <data key="nname">GR</data></node>
          <node id="Integer0"> <data key="nname">Integer0</data></node>
          <node id="Pipeline cntl"> <data key="nname">Pipeline cntl</data>
            <graph id="Pipeline cntl G" edgedefault="undirected">
              <node id="I0"> <data key="nname">I0</data></node>
              <node id="I1"> <data key="nname">I1</data></node>
              <node id="F/M0"> <data key="nname">F/M0</data></node>
              <node id="F/M1"> <data key="nname">F/M1</data></node>
            </graph>
          </node>
        </graph>
      </node>
      <node id="FM unit"> <data key="nname">FM unit</data>
        <graph id="FM unit G" edgedefault="undirected">
          <node id="Media0"> <data key="nname">Media0</data></node>
          <node id="FR"> <data key="nname">FR</data></node>
          <node id="Float1"> <data key="nname">Float1</data></node>
          <node id="Media1"> <data key="nname">Media1</data></node>
          <node id="Float0"> <data key="nname">Float0</data></node>
          <node id="FBack"> <data key="nname">FBack</data></node>
        </graph>
      </node>
      <node id="S unit"> <data key="nname">S unit</data>
        <graph id="S unit G" edgedefault="undirected">
          <node id="Inst unit"> <data key="nname">Inst unit</data>
            <graph id="Inst unit G" edgedefault="undirected">
              <node id="Inst cache"> <data key="nname">Inst cache</data></node>
              <node id="Inst cache cntl"> <data key="nname">Inst cache cntl</data></node>
            </graph>
          </node>
          <node id="Data unit"> <data key="nname">Data unit</data>
            <graph id="Data unit G" edgedefault="undirected">
              <node id="Data cache"> <data key="nname">Data cache</data></node>
              <node id="Data cache cntl"> <data key="nname">Data cache cntl</data></node>
            </graph>
          </node>
          <node id="Address translation"> <data key="nname">Address translation</data></node>
        </graph>
      </node>
    </node>
    <node id="ICE"> <data key="nname">ICE</data></node>
    <node id="SDRAM"> <data key="nname">SDRAM</data></node>
    <node id="Bus bridge"> <data key="nname">Bus bridge</data></node>
    <edge source="ICE" target="Debug support unit"/>
    <edge source="SDRAM" target="SDRAM I/F"/>
    <edge source="Bus bridge" target="System bus I/F"/>
    <edge source="SDRAM I/F" target="System bus I/F"/>
    <edge source="System bus I/F" target="Bus interface"/>
    <edge source="Address translation" target="Inst cache cntl"/>
    <edge source="F/M1" target="Float1"/>
    <edge source="Data cache cntl" target="GR"/>
    <edge source="Inst cache" target="Inst cache cntl"/>
    <edge source="Bus interface" target="Data cache cntl"/>
    <edge source="I0" target="I1"/>
    <edge source="I1" target="F/M0"/>
    <edge source="F/M0" target="F/M1"/>
    <edge source="Inst cache cntl" target="Inst buffer"/>
    <edge source="SDRAM I/F" target="Bus interface"/>
    <edge source="F/M0" target="Media0"/>
    <edge source="Inst buffer" target="I0"/>
    <edge source="Address translation" target="Data cache cntl"/>
    <edge source="Bus interface" target="Inst cache cntl"/>
    <edge source="Data cache" target="Data cache cntl"/>
    <edge source="Data cache cntl" target="FR"/>
    <edge source="GR" target="Integer0"/>
    <edge source="FR" target="Float1"/>
    <edge source="Debug support unit" target="Bus interface"/>
    <edge source="Integer1" target="IBack"/>
    <edge source="IBack" target="GR"/>
    <edge source="I0" target="Integer0"/>
    <edge source="Float1" target="FBack"/>
    <edge source="I1" target="Integer1"/>
    <edge source="F/M0" target="Float0"/>
    <edge source="GR" target="Integer1"/>
    <edge source="Media0" target="FBack"/>
    <edge source="F/M1" target="Media1"/>
    <edge source="Integer0" target="IBack"/>
    <edge source="FR" target="Float0"/>
    <edge source="FR" target="Media0"/>
    <edge source="FR" target="Media1"/>
    <edge source="Float0" target="FBack"/>
    <edge source="Media1" target="FBack"/>
    <edge source="FBack" target="FR"/>
  </graph>
</graphml>

